

**WHAT IS CLAIMED IS:**

1           1. A method comprising:  
 2           providing a first processor on a single silicon chip;  
 3           loading, on the first processor, a software simulation of a  
 4           second processor that is to be provided in hardware on the  
 5           single silicon chip;  
 6           loading, on the first processor, an applications  
 7           software that is to be executed on the hardware of the  
 8           second processor; and  
 9           executing the software simulation of the second  
 10          processor and the applications software on the first  
 11          processor.

1           2. The method of claim 1:  
 2           wherein the software simulation of the second  
 3           processor includes a slow, highly detailed simulation of  
 4           the second processor and a fast, high-level simulation of  
 5           the second processor;  
 6           and further comprising selecting the software  
 7           simulation as either the slow, highly detailed simulation  
 8           or the fast, high-level simulation.

1           3. The method of claim 2 wherein the slow, highly  
 2           detailed simulation of the second processor includes a

3 simulation of bus interface to the second processor and to  
4 memory and control status registers.

1 4. The method of claim 1 wherein:

2 said loading, on the first processor, a simulation of  
3 a second processor that is to be provided in hardware on  
4 the single silicon chip includes loading, on the first  
5 processor, a plurality of software simulations of a  
6 plurality of second processors that are to be provided in  
7 hardware on the single silicon chip, each software  
8 simulation corresponding to one of the second processors.

1 5. The method of claim 4 wherein:

2 said loading, on the first processor, an applications  
3 software that is to be executed on the hardware of the  
4 second processor includes loading, on the first processor,  
5 a plurality of applications software, each applications  
6 software to be executed on the hardware of a corresponding  
7 one of the plurality of second processors.

1 6. The method of claim 5 wherein:

2 said executing the software simulation of the second  
3 processor and the applications software on the first  
4 processor includes executing the plurality of software

5 simulations of the plurality of second processors and the  
6 plurality of applications software on the first processor.

1 7. The method of claim 4:

2 wherein each software simulation of the second  
3 processors includes a slow, highly detailed software  
4 simulation of second processor and a fast, high-level  
5 simulation of the second processor;

6 and further comprising selecting each software  
7 simulation as either the slow, highly detailed simulation  
8 or the fast, high-level simulation.

1 8. The method of claim 1 further comprising:

2 providing a third processor external to the single  
3 silicon chip;

4 wherein the software simulation of the second  
5 processor includes a first interface;

6 configuring the first interface to execute the  
7 software simulation of the second processor on the third  
8 processor;

9 loading, on the third processor, the software  
10 simulation of the second processor;

11 wherein the applications software includes a second  
12 interface;

13           configuring the second interface to execute the  
14 applications software on the third processor;  
15           loading, on the third processor, the applications  
16 software; and  
17           executing the software simulation of the second  
18 processor and the applications software on the third  
19 processor.

1           9. The method of claim 1 further comprising:  
2           providing the second processor as hardware on the  
3 single silicon chip;  
4           wherein the applications software includes an  
5 interface;  
6           configuring the interface to execute the applications  
7 software on the hardware of the second processor; and  
8           executing the applications software on the hardware of  
9 the second processor.

1           10. A computer program product embodied on a tangible  
2 storage medium, the program comprising executable  
3 instructions that enable the computer to:  
4           configure a software simulation of a first processor,  
5 which is to be provided in hardware on a single silicon  
6 chip, to execute on a second processor on the single

7 silicon chip in either a slow, highly detailed simulation  
 8 mode or a fast, high-level simulation mode; and  
 9 configure a first applications software, which is to  
 10 be executed on the hardware of the first processor, to  
 11 execute with the software simulation of the first processor  
 12 on the second processor or to execute on the hardware of  
 13 the first processor.

1 11. The computer program product embodied on a  
 2 tangible storage medium of claim 10, the program further  
 3 comprising executable instructions that enable the computer  
 4 to:

5 configure a second applications software to execute on  
 6 either the second processor or a processor external to the  
 7 single silicon chip.

1 12. A method of developing software for a multi-  
 2 processor chip, the method comprising:

3 loading, on a first processor, a plurality of software  
 4 simulations of a plurality of second processors that are to  
 5 be provided in hardware on a single silicon chip, each  
 6 software simulation corresponding to a one of the second  
 7 processors, and each software simulation includes a slow,  
 8 highly detailed simulation of the second processor and a  
 9 fast, high-level simulation of the second processor;

10        selecting each software simulation as either the slow,  
11 highly detailed simulation or the fast, high-level  
12 simulation;

13        loading, on the first processor, a plurality of  
14 applications software, each applications software to be  
15 executed on the hardware of a corresponding one of the  
16 plurality of second processors; and

17        executing the plurality of software simulations of the  
18 plurality of second processors and the plurality of  
19 applications software on the first processor.

1        13. The method of claim 12 wherein the slow, highly  
2 detailed simulation of the second processor includes a  
3 simulation of bus interface to the first processor and to  
4 memory and control status registers.

1        14. The method of claim 12 further comprising  
2 providing the first processor as hardware on the single  
3 silicon chip.

1        15. The method of claim 12 further comprising  
2 providing the first processor as hardware external to the  
3 single silicon chip.

1        16. The method of claim 12 further comprising:

2 providing a one of the plurality of second processors  
3 as hardware on the single silicon chip;  
4 wherein each of the plurality of applications  
5 software includes an interface;  
6 configuring the interface of the applications software  
7 corresponding to the one of the plurality of the second  
8 processors to execute the applications software  
9 corresponding to the one of the plurality of the second  
10 processors on the hardware of the one of the plurality of  
11 second processors; and  
12 executing the applications software on the hardware of  
13 the second processor.

1 17. An apparatus for developing software for a multi-  
2 processor chip comprising:

3 a first processor on a single silicon chip having  
4 loaded thereon,  
5 a software simulation of a second processor that is to  
6 be provided in hardware on the single silicon chip, and  
7 an applications software that is to be executed on the  
8 hardware of the second processor;  
9 the first processor to execute the software simulation  
10 of the second processor and the applications software on  
11 the first processor.

1        18. The apparatus of claim 17 further comprising:  
2        a third processor external to the single silicon chip  
3        having loaded thereon the software simulation of the second  
4        processor and the applications software;  
5        the third processor to execute the software simulation  
6        of the second processor and the applications software.